

Date 11.07.19

Unit-1 Introduction

Difference b/w :-

<u>Computer Organization</u>	<u>Computer Architecture</u>
1. Computer organisation refers to all physical aspects of a computer system.	1. Computer architecture refers to all logical aspects of computer system.
2. It describes how computer system works.	2. It describes how computer system designed.
3. It involve circuit design, operation units (CPU, Memory, I/O) inter connections, control signal generation.	3. It involve instruction formats, data types, instruction sets, address modes.

Bus :-

Set of electrical wires used to connect multiple devices in a computer system.

System Bus :-

A Bus used to connect major components i.e., CPU, memory and I/O devices.

Local Bus :-

A Bus used to connect minor components inside major components or other major additional

elements or components to the computer system

Classification of System Bus :- Bus Architecture :-

1. Data Bus →


- (i) It is bi-directional in nature.
- (ii) It carries data as well as instruction.
- (iii) It carries data from CPU to memory or input/output devices and vice-versa.
- (iv) consist of 8, 16, 32 or more parallel signal lines.

2. Address Bus →

- (i) It is unidirectional in nature.
- (ii) It carries address only.
- (iii) It carries address from CPU to memory or input/output devices only.
- (iv) It consist of 16, 20, 24 or more parallel lines.

3. Control Bus →

- (i) It is bi-directional in nature.
- (ii) It carries control or timing signals.
- (iii) It normally carry control or timing signals generated by CPU but sometime carry status from I/O devices or from memory.
- (iv) Typical CB signals are - CLK, Ready, Hold, INTR, etc.



Bus Width :

The no. of bits carries by a bus is called Bus width.

- * 32 bit data bus carries 32 bits of data.
- * 16 bit address bus carries 16 bits address.

Classification of Bus on the basis of Structure :

1. Dedicated Bus.

- (i) Bus permanently assigned to one function.
- (ii) It requires separate bus for data and address.
- (iii) Increased cost due to multiple no. of buses.
- (iv) High throughput.
- (v) Less bus contention.
- (vi) Less complexity.

2. Multiplexed Bus.

- (i) Same Bus is used for different functions.
- (ii) Same Bus for data and address.
- (iii) Reduced cost due to sharing bus.
- (iv) Low throughput.
- (v) High bus contention.
- (vi) High complexity.

Bus Arbitration :

It is a process which decides among a no. of devices requesting to use the system bus, which one to grant access of bus.

$$2^{10} = 1 \text{ KB}$$

$$2^{20} = 1 \text{ MB}$$

$$2^{30} = 1 \text{ GB}$$

Types of Bus Arbitration :-

1. Centralized Arbitration → A single hardware device (CPU, DMA controller) is used to act as arbiter (selector) to decide among a no. of devices that which one will use the bus firstly. There are three types of centralised arbitration:
 - (i) Daisy chaining method.
 - (ii) Polling method.
 - (iii) Independent request method.
2. Distributed Arbitration → Every device is involved in the selection of which one will use the bus firstly.

Bus Master :-

A device that initiates ~~data~~ ^{data} transfer on the bus at any given time is called Bus master and other devices are called Bus slaves or devices.

Ques 1. Find the no. of address lines (bits) of 4M RAM.

Sol.

$$1 \text{ MB} = 2^{20}$$

$$4 \text{ MB} = 2^2 \times 2^{20}$$

$$\text{no. of add. lines} = 2^{22}$$

$$\text{no. of add. lines} = 22$$

Ques.2 Find the memory capacity of 14 bits of address lines.


Sol. Address lines = 14 bits.
 $= 2^{14}$
 $= 2^4 \times 2^{10}$
 $= 16 \times 1 \text{ K}$
 Memory capacity = 16 K

1. Daisy Chaining Method :

The device which is physically closer to the Bus controller / Arbitrator will be allowed to use the bus first.

The three control signals are used -

- i) Bus Request : It is used by devices to make a request for bus.
- ii) Bus Busy : It is used to show that bus is already used by other devices.
- iii) Bus Grant : It is used to allow a device to grant access of bus.



Advantages :

1. Simple circuit
2. Low cost.
3. Scalable.
4. Require least no. of lines & this no. is independent of no. of master in system.


Disadvantages :

1. Low speed.
2. Less Reliability, failure of any master causes whole system to fail.
3. Starvation.
4. Priority of master is fixed by its physical location.

2. Polling Method :

no. of devices = 8

Poller count lines = 3



1. In this method, a set of poll count lines are used to select a device from number of devices requesting for bus.
2. These poll count lines are actually address lines.
3. The bus arbitrator based on the priority of devices allow the device having highest priority among the requested devices.
4. In this method, a no. of devices make a request for bus using bus request line.
5. Bus arbitrator first check 'Bus Busy' line and if it is free then Bus arbitrator active poll count lines based on priority & grant permission to bus transfer.

Date


Advantages:

1. Reduced cost due to common bus.
2. One module fail, entire system does not fail.
3. Flexible priority.

Disadvantages:

Poll count lines increase as no. of devices increase

3. Independent Request Method:



1. Each device make a request using separate 'Bus Request' control lines.
2. Bus arbiter grant Bus access to a device using separate Bus Grant 'Control lines'.
3. All devices use common Bus Busy & Control lines.
4. In this method, priority of all devices is pre-defined.
5. The bus arbiter allocates bus to the device having 'highest priority' among a no. of requesting device.

Advantages:

1. Fast Arbitration.
2. Speed Independent of no. of devices connect.

Disadvantages:

1. Large no. of control lines.
2. High cost due to large no. of bus lines.

- 1) Information Transfer from 1-Reg. to another is called Register transfer, $R_2 \leftarrow R_1$.
- 2) It shows the transfer of content of Reg. R_1 to Reg. R_2 .
- 3) Content of R_1 does not change.

Register Transfer Language :-

Symbolic notation used to represent the transfer of information between register.

Representation of Registers :-

1. Data Register $\rightarrow$ DR.
 2. Instruction register $\rightarrow$ IR.
 3. Program Counter $\rightarrow$ PC. [contain address of next instruction to be executed]
PC++
 4. Memory Address Register $\rightarrow$ MAR.
 5. General Purpose Register $\rightarrow$ $R_1, R_2, R_3, \dots$ [carry data, Add, multⁿ]
- (i) Letter $\rightarrow$ R_1 $\checkmark$ ①
Numerical
- (ii) Only Symbol $\rightarrow$ MAR, PC, IR,
- (iii) Individual Bit Representation $\rightarrow$

7	6	5	4	3	2	1	0
1	0	1	0	0	1	0	0

 $\checkmark$ ②
- (iv) Bit system $\rightarrow$

15	8	7	0
R ₂ (H)		R ₁ (L)	

 $\checkmark$ ③
- (v) 16-bit system $\rightarrow$

15	8	7	0
R ₂ (H)		R ₁ (L)	

 $\checkmark$ ④
Higher Lower byte
- (vi) $R_1(0-5) \rightarrow$ Part of register.

② $\rightarrow$ It can be shown by if-else statement.


(vii) Register Transfer $\rightarrow$ $P: R_2 \rightarrow R_1$ ~~$R_1 \leftarrow R_2$~~
If $P=1$ then $R_1 \leftarrow R_2$

③ $\rightarrow$ [Conditional Transfer of information]
occur only under specific condition

- 4) Content of R_2 is replaced by content of R_1 .
 5) This transfer happens in 1 cycle.

Date _____

③ → It symbolise transfer operation takes place by hardware only if $[P=1]$



Block diagram

⑤ Parallel Reg. transfer.
 (microoperation)

Set of Register transfer (more than one transfer, comma is used)

$$R_3 \leftarrow R_2, R_1 \rightarrow R_2$$

★ Register is a combination of flipflop.
 1 Flipflop = 1 bit memory elements

Memory Transfer :-


1. Memory Read → To transfer any information from memory to external environment (CPU)

if $AR = 300$

$$DR \leftarrow M[AR]$$

(Memory content/words stored in AR register)

is transferred into data Register from memory words



2. Memory Write → To transfer any information from external environment to memory (CPU)


$$M[AR] \leftarrow DR$$

Content of data Register transfer to memory words at address stored in AR register.

→ A 3-state gate can be any logic gate
 But in Bus System we use only 3-state Buffer gate.

Bus Transfer :-

★ Representation of Tristate Gate -




used to match impedance, to prevent mixed interaction to supply additional drive or delay capability.

Tristate buffer gate (used for time delay)

If $C = 1$, $Z = A$ i.e., A Gate behaves as like its actual behavior or Gate is active.

If $C = 0$, High impedance state, circuit act as open which is disable state.


★ Tristate Buffer Gate → A buffer gate having one input & one output as in conventional



buffer gate along with one control input.


Multiplexer (MUX) :-

It is a digital circuit used to pass one output, 2^n (or less) input. It is called data selector.



High Impedance state behaves like open circuit i.e., the output is disconnected & does not have a logic significance.

for example :-



S_1	S_0	F
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

★ No. of Mux Required = No. of bits in each registers.

★ Size of Mux = No. of Registers.

★ Three State Bus Buffer :-

A Bus system that can be constructed with three state buffer gate.

★ Three state gate :-

A 3-state gate is a digital circuit that shows 3-states (i) State - 1 (ii) State - 0 (iii) High Impedance state.

★ 1's complement:


$$1101 \Rightarrow 0010$$

★ 2's complement: (use for subtraction)
(1's complement + 1)

$$0000 \Rightarrow 0011$$

★ common Bus system for four-Register using MUX:-

Reg. A transfer



	S ₀	S ₁	Reg. select
I ₀	0	0	A
I ₁	0	1	B
I ₂	1	0	C
I ₃	1	1	D

★ $A - B = A + 2's \text{ complement of } B = A + B' + 1$
for eg. $A + 0 = 0000$
 $- 0 = ?$

1's complement of $+0 = 1111$

2's complement of $+0 + 1 = 1111$
 $+ 1$

neglected $\leftarrow 10000$
in 4-bit reg.

$$[A - B = A + B' + 1]$$

Date _____

Microoperation :-

the fundamental or basic operations that are performed on the content of registers.

Types of Microoperations :-

1. Arithmetic micro operation - perform arithmetic operation on numeric data stored in register.
2. Logical m.o - perform bit manipulation operation on numeric data stored in register.
3. Shift m.o. - perform shift operation on data stored in register.

✓ Ques 1 A digital computer has a common work system for 16 registers of 32 bits each. The bus is constructed with multiplexers.

- (i) How many multiplexers are there in the bus?
- (ii) What size of multiplexer are needed.
- (iii) How many selection inputs are there in each multiplexers.

sol.

$$(i) \text{ No. of multiplexers} = \text{No. of bits in each register} = 32$$

$$(ii) \text{ Size of MUX} = \text{No. of registers used} = 16 \times 1 \text{ MUX} = 2^4 \times 1 \text{ MUX}$$

$$(iii) \text{ No. of selection input} = \text{4} = 4 \text{ lines}$$

Ques. 2. The following transfer statement specify a memory. Explain the memory operation in each case.

(i) $R_2 \leftarrow M[AR]$

(ii) $M[AR] \leftarrow R_3$

(iii) $R_5 \leftarrow M[R_5]$

(i) Memory Read operation, the memory content at an address specified by Register AR is transferred to Register R_2 .

(ii) Memory Write Operation, the Register R_3 value is stored as memory content at an address specified by Register AR.

(iii) Memory Read Operation, the memory content at an address specified by Register R_5 is transferred to Register R_5 .

Ques. 3 Represent the following conditional control statement by two register transfer statement with control function.

Ans. (i) If $P = 1$ then $(R_1 \leftarrow R_2)$, else if $Q = 1$ then $(R_1 \leftarrow R_3)$



Sol.

$P : R_1 \leftarrow R_2$

$P' : Q : R_1 \leftarrow R_3$

full adder = 1-bit binary Adder.


Date _____



Ques.4. Show the block diagram of a hardware that implements the following register transfer statement.


$YT_2 : R_2 \leftarrow R_1, R_1 \leftarrow R_2$

Sol.



Common bus system using decoder & Buffer gate.

S_1	S_0	output
0	0	A
0	1	B
1	0	C
1	1	D



Date _____



$$x \oplus y = x'y + xy'$$

$$x \odot y = x'y' + xy$$

Types of Arithmetic Microoperation :-

4-Bit adder Circuit :-

- ↳ Addition
- ↳ Subtraction
- ↳ Decrement
- ↳ Increment
- ↳ 1's complement
- ↳ 2's complement




Design a 4-Bit Adder-Subtractor Circuit :-

Case 1: $A + B \oplus 0 = A + B$ (For $m=0$).
Addition

Let m be a ~~XXXX~~ switch,

$m=0$, act as adder.

$m=1$, will do subtraction.



$$\begin{array}{r}
 \begin{array}{cccc}
 8 & 4 & 2 & 1 \\
 A = & 0 & 1 & 0 \\
 + B = & 0 & 0 & 1 \\
 \hline
 C = & 1 & 0 & 0
 \end{array}
 \end{array}$$


Half adder $S = a \oplus b$
 $C = a \wedge b$

Full adder $S = a \oplus b \oplus c$
 $C = (a \oplus b) \wedge c \vee a \wedge b$

$$A - B = A + B + 1$$


$$\begin{aligned} A &= B \\ B &= 1 \\ AB' + A'B \\ B(1)' + B'(1) \\ B \cdot 0 + B' \\ &= B' \end{aligned}$$

Case 2, $A + B \oplus 1 = A_0 + B_0'$ (for $M = 1$).
Subtraction.



Design 4-bit Incremental Circuit :

→ $A + 1$



	C_4	C_3	C_2	C_1	C_0
A =	A_3	A_2	A_1	A_0	
B =	+0	0	0	0	1
	S_3	S_2	S_1	S_0	

Design of 4-bit binary decrementer :-


$$\begin{array}{r}
 A = A_3 \ A_2 \ A_1 \ A_0 \\
 - B = \textcircled{0} \ 0 \ 0 \ \textcircled{1} \rightarrow \text{Least Significant bit.} \\
 \hline
 \end{array}$$

most significant binary.

$$A - B = A + B' + 1$$

$$\begin{array}{r}
 A_3 \ A_2 \ A_1 \ A_0 \\
 + 1 \ 1 \ 1 \ 1 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 1 \ 1 \ 1 \ 0 \ (B) \\
 + \ 1 \\
 \hline
 1 \ 1 \ 1 \ 1
 \end{array}$$



Types of Logic Microoperation :-


1. OR $F \leftarrow A \vee B$
2. AND $F \leftarrow A \wedge B$
3. NOT (Inverter) $F \leftarrow \bar{A}$
4. NAND $F \leftarrow (A \wedge B)'$
5. XOR $F \leftarrow (A \oplus B)$
6. XNOR $F \leftarrow (A \oplus B)'$
7. Transfer (Buffer) $F \leftarrow A$
8. NOR $F \leftarrow (A \vee B)'$

Date _____

9. All clear (0's) $F \leftarrow 0$
 10. All set (1's) $F \leftarrow \text{all 1's}$

Ques. Design a digital circuit that performs all logic operation of exclusive OR, exclusive NOR, NOR, NAND.
 Use two selection variables.

Sol.



S_1	S_0	F (Microop)
0	0	XOR
0	1	XNOR
1	0	NOR
1	1	NAND

Application of logic microoperation :

★ Selective Set (use "OR Gate" operation).

$$A = 1011.$$

$$\text{Result} = 1111.$$

Sol.

selective bit (1)

$$B = 0100$$

$$\begin{array}{r}
 A = 1 \text{ (0)} 11 \\
 + = 0100 \\
 \hline
 1111
 \end{array}$$

H.P.

★ Selective Complement (use "XOR" gate) operation.

$$A = 1011$$

$$\text{result} = 0110$$

$$\text{Selective bits (1)} \quad B = 1101$$

Sol.

$$\begin{array}{rcccc}
 A = & 1 & 0 & 1 & 1 \\
 \oplus & 1 & 1 & 1 & 1 \\
 \hline
 & 0 & 1 & 1 & 0
 \end{array}$$

★ Selective Mask (use "AND" gate) operations.

$$\text{Selective bits} = 0$$

$$A = 1111$$

$$\text{result} = 0011$$

Sol.

$$\begin{array}{rcccc}
 A = & 1 & 1 & 1 & 1 \\
 \wedge & 0 & 0 & 1 & 0 \\
 \hline
 & 0 & 0 & 1 & 0
 \end{array}$$

$$B = 0011$$

★ Selective clear (use " $A \wedge \bar{B}$ " operation).

$$A = 1101$$

$$\text{result} = 0100$$

Date

Selective bits (1)

$$A = \textcircled{1} \ 1 \ 0 \ \textcircled{1}$$

$$B = 1 \ 0 \ 0 \ 1$$

$$B' = 0 \ 1 \ 1 \ 0$$

$$(A \cap B') = 0 \ 1 \ 0 \ 0$$

Ques. Register A holds the 8-bit binary value 1 1 0 1 1 0 0 1.
Determine the B operand & the logic microoperation to be performed to change the value of A to 0 1 1 0 1 1 0 1.

$$\begin{array}{r} A = \textcircled{1} \ 1 \ \textcircled{0} \ \textcircled{1} \ 1 \ \textcircled{0} \ 0 \ 1 \\ \oplus B = \underline{1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0} \\ \hline 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \end{array}$$

$$B = 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0$$

Operation = XOR.

Ques.

$$\begin{array}{r} A = 1 \ \textcircled{1} \ \textcircled{0} \ \textcircled{1} \\ \oplus B = \underline{0 \ 1 \ 1 \ 1} \\ \hline 1 \ 0 \ 1 \ 0 \end{array}$$

XOR gate

* use clear logic microoperation:

(use "XOR" gate)

$$\begin{array}{r} A = 1 \ 0 \ 1 \ 1 \\ \text{result} = 0 \ 0 \ 0 \ 0 \end{array}$$

$$\begin{array}{r} A = 1 \ 0 \ 1 \ 1 \\ \oplus B = \underline{1 \ 0 \ 1 \ 1} \text{ (same as A)} \\ \hline 0 \ 0 \ 0 \ 0 \end{array}$$

Que.


Register A holds the value 1 1 0 1 1 0 0 1
Find B, if result is 1111101.

Sol.


$$\begin{array}{r}
 1\ 1\ 0\ 1\ 1\ 0\ 0\ 1 \\
 +\ 0\ 0\ 1\ 0\ 0\ 1\ 0\ 1 \\
 \hline
 1\ 1\ 1\ 1\ 1\ 1\ 0\ 1
 \end{array} \Rightarrow B$$

using selective set microoperation
 $B = 0\ 0\ 1\ 0\ 0\ 1\ 0\ 1$


Shift micro-operation :





* Arithmetic Left Shift



Date _____




* Arithmetic Right Shift.




Ques.1 An 8 bits register contains value 10011100. Determine the register value after arithmetic shift left, followed by circular right shift, followed by logical left shift.

Sol. 1. Arithmetic left shift.



2. Circular Right Shift.



Result = 01011000

3. Logical Left Shift.

$\text{last} \leftarrow \begin{array}{cccccccc} 0 & 1 & 0 & 1 & 1 & 1 & 0 & 0 \\ \leftarrow & \leftarrow & \leftarrow & \leftarrow & \leftarrow & \leftarrow & \leftarrow & \leftarrow \\ 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 \end{array}$

Result = 10111000

Ques. 20

An 8 bits register AR, BR, CR, DR initially have the following values.

AR = 11110010

BR = 11111111

CR = 10111001

DR = 11101010

Determine 8 bits value in each register after the execution of following sequence of micro-operations.

① $AR \leftarrow AR + BR$ (Add AR to BR)

② $CR \leftarrow CR \cap DR$, ③ $BR \leftarrow BR + 1$

(AND CR & DR, increment BR)

④ $AR \leftarrow AR - CR$ (Subtract CR from AR)

Sol.

① AR = 11110010

BR = 11111111

② 11110001

neglected.

AR = 11110001

Date _____

$$\begin{array}{r} \textcircled{2} \quad CR = 10111001 \\ DR = 11101010 \\ \hline 10101000 \end{array}$$

$$\boxed{CR = 10101000}$$

$$\begin{array}{r} \textcircled{3} \quad \begin{array}{ccccccc} 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ BR = & 1 & 1 & 1 & 1 & 1 & 1 \end{array} \\ + \quad \quad \quad 1 \\ \hline \textcircled{1} 00000000 \\ \swarrow \text{neglected} \end{array}$$

$$\boxed{BR = 00000000}$$

$$\begin{array}{r} \textcircled{4} \quad AR = 11110001 \\ - CR = 10101000 \\ \hline \end{array}$$

$$AR - CR = AR + CR' + 1$$

$$\begin{array}{r} \quad \quad \quad 111 \quad 111 \\ AR = 11110001 \\ CR' = 01010111 \\ + \quad \quad \quad 1 \\ \hline \textcircled{1} 01001001 \\ \swarrow \text{neglected} \end{array}$$

$$\boxed{AR = 01001001}$$

Final Ans :-

$$\begin{array}{l} AR = 01001001 \\ BR = 00000000 \\ CR = 10101000 \\ DR = 11101010 \end{array}$$

Ques. 3.


An 8-bit register A has value 10110101.
Find the value of register A after each operator.

- (1) Arithmetic right shift followed by
- (2) Logical right shift followed by
- (3) Circular left shift followed by
- (4) Arithmetic left shift followed by
- (5) Circular right shift

Sol.

$$A = 10110101$$


(1)




(2)

$$10110101$$


(1)




(2)



(3)



(4)



(5)

$\begin{array}{ccccccc} 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 \end{array}$

#

Instruction Code :

instruct computer to perform specific operation.

A group of bits used in the instruction, used to specify what to do.

1. Operation Code :- ~~It is called as macrooperation as specifies set of micro-operations~~ Specifies the operation to be performed by that instruction. Such as add, subtract, shift, complement, multiply.
2. Address Field(s) :- On what operation should be performed either stored in memory address or in register address. ~~It specifies the rule for interpreting or modifying address~~
3. mode field → It specifies how to access the address of operands.

Instruction format :-

mode	Op code	address field(s)
------	---------	------------------


- Ques. 1. The memory unit of a computer has 856 K words of 32 bit each. The computer has an instruction format with 4-fields. ① an op code field, ② a mode field to specify one of 7 addressing modes ③ a register address field to specify one of 60 processor registers and ④ a memory address. Specify the instruction format & the no. of bits in each field if the instⁿ is in 1 memory word.

2^{10} 2^9 2^8 2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0
 Date 1K 512 256 128 64 32 16 8 4 2 1


Sol. (i) mode field - 7 addressing modes = $2^3 = 3$ bits

(ii) Reg. add. field - 60 processor reg = $2^6 = 6$ bits

(iv) Memory add. = 256K = $2^8 \times 2^{10}$
 $= 2^{18} = 18$ bits




(i) Op code = $32 - (3 + 6 + 18)$
 $= 32 - 27$
 $= 5$ bits.



Types of Instructions:-

It is Based on CPU organization.



1. Single Accumulator Organization:-

- * In each operation there should be a use of single accumulator organization. It is a ^{specialised} register itself.
- * It has one address field.
- * denoted by AC → Accumulator Register.

3-address field has three address field. It may be Reg. add field, Memory add field.

Date _____

2. General Register Organization :

- * No specialised registers.
- * 2-address field or 3-address field.

3. Stack Organization :

- * There are two operations performed i.e. push and pop (deletion)
- * Work on LIFO.
- * It has 0 address field.
- * Storage 1. Memory stack: Portion of main memory,
2. Register stack: Set of reg. work on concept of stack.

Ques 1 Solve the following arithmetic operation.

$$X = (A+B) * (C+D) \text{ using } \downarrow \text{ memory add.}$$

- 1) 3-address inst"
- 2) 2-address inst"
- 3) 1-address inst"
- 4) 0-address inst" (D+C) + (A+B)
 stack

Sol. 1.

ADD R₁, A, B [R₁ ← M[A] + M[B]]
ADD R₂, C, D [R₂ ← M[C] + M[D]]
PRO X, R₁, R₂ [X ← R₁ * R₂]

2.
MOV R₁, A [R₁ ← M[A]]
ADD R₁, B [R₁ ← R₁ + M[B]]
MOV R₂, C [R₂ ← M[C]]
ADD R₂, D [R₂ ← R₂ + M[D]]
MUL R₁, R₂ [R₁ ← R₁ * R₂]

MOV X, R, [MEX] ← R1.


3.

Accumulator Register ← AC.


Load A	$AC \leftarrow M[A]$
ADD B	$AC \leftarrow AC + M[B]$
Store T	$M[T] \leftarrow AC$
Load C	$AC \leftarrow M[C]$
ADD D	$AC \leftarrow AC + M[D]$
MUL T	$AC \leftarrow AC \times M[T]$
Store X	$M[X] \leftarrow AC$

4.



PUSH A	$TOS \leftarrow A$
PUSH B	$TOS \leftarrow B$
ADD	$TOS \leftarrow A + (A+B)$
PUSH C	$TOS \leftarrow C$
PUSH D	$TOS \leftarrow D$
ADD	$TOS \leftarrow (C+D)$
MUL	$TOS \leftarrow (A+B) \times (C+D)$
POP X	$M[X] \leftarrow TOS$




↓



↓



↓



✓ 8.12

Ques 2. WAP to evaluate the arithmetic statement

$$X = \frac{A - B + C \times (DXE - F)}{G + H \times K}$$

G + H * K

sol. ① 3 address Instⁿ

SUB R₁, A, B [R₁ ← M[A] - M[B]]
 ADD R₂, R₁, C [R₂ ← R₁ + M[C]]
 MUL R₃, D, E [R₃ ← M[D] * M[E]]
 SUB R₄, R₃, F [R₄ ← R₃ - M[F]]
 MUL R₅, R₂, R₄ [R₅ ← R₂ * R₄]
 MUL R₆, H, K [R₆ ← M[H] + M[K]]
 ADD R₇, G, R₆ [R₇ ← M[G] + R₆]
 DIV X, R₅, R₇ [D[X] ← R₅ / R₇]

② 2 address Instⁿ

MOV R₁, A [R₁ ← M[A]]
 SUB R₁, B [R₁ ← R₁ - M[B]]
 MOV R₂, D [R₂ ← M[D]]
~~ADD R₂, R₁ [R₂ ← R₁ + R₂]~~
~~MOV R₃, D [R₃ ← M[D]]~~
 MUL R₂, E [R₂ ← R₂ * M[E]]
~~MOV R₄, F [R₄ ← M[F]]~~
 SUB R₂, R₂, F [R₂ ← R₂ - M[F]]
 MUL R₂, R₂, C [R₂ ← R₂ * M[C]]
 ADD R₁, R₂ [R₁ ← R₁ + R₂]
 MOV R₃, H [R₃ ← M[H]]
 ADD R₃, G [R₃ ← R₃ + M[G]]
 MUL R₃, K [R₃ ← R₃ * M[K]]
 DIV R₁, R₃ [R₁ ← R₁ / R₃]
 MOV X, R₁ [M[X] ← R₁]

$$\frac{A - B + C * (D * E - F)}{G + H * K}$$

3. 1 address Instruction :-

LOAD A $[AC \leftarrow MCA]$

SUB B $[AC \leftarrow AC - MCB]$

STORE T $[MET] \leftarrow AC$

LOAD D $[AC \leftarrow MCD]$

MUL E $[AC \leftarrow AC * MCE]$

SUB F $[AC \leftarrow AC - MCF]$

MUL C $[AC \leftarrow M[C] * AC]$

STORE ADD T $[AC \leftarrow AC + MET]$

STORE T $[MET] \leftarrow AC$

LOAD H $[AC \leftarrow MCH]$

MUL K $[AC \leftarrow AC * MCK]$

ADD G $[AC \leftarrow AC + M[G]]$

~~STORE T1 $[MET1] \leftarrow AC$~~

~~LOAD T $[AC \leftarrow MET]$~~

~~STORE DIV T1 $[AC \leftarrow AC / MET1]$~~

STORE X $M[X] \leftarrow AC$

4. 0 address Instⁿ :-

PUSH A $TOS \leftarrow A$

PUSH B $TOS \leftarrow B$

SUB $TOS \leftarrow (A - B)$

PUSH C $TOS \leftarrow C$

PUSH D $TOS \leftarrow D$

PUSH E $TOS \leftarrow E$

MUL $TOS \leftarrow (D * E)$

PUSH F $TOS \leftarrow F$

SUB $TOS \leftarrow (D * E) - F$

MUL $TOS \leftarrow C * ((D * E) - F)$

ADD $TOS \leftarrow (A - B) + C * ((D * E) - F)$

Date _____

PUSH G

$Tos \leftarrow G$

PUSH H

$Tos \leftarrow H$

PUSH K

$Tos \leftarrow K$

MUL

$Tos \leftarrow (H * K)$

ADD

$Tos \leftarrow G + (H * K)$

DIV

$Tos \leftarrow (A - B) + C * (D * E) - F) /$

$G + (H * K)$

POP X

$M[X] \leftarrow Tos$

Ques.

PC = 200 (Program Counter)

R₁ = 400 (Processor Register)

~~Processor~~ AC (Accumulator)

XR = 100 (Index Register)

	mode	Load to AC (op code)
200		
201		Add = 500
202		→ PC
500		800

Sol. (i) Direct = EA = M[EA] = 500

(ii) Indirect = EA = M[EA] = M[500] = 800.

(iii) Immediate = EA = 201

(iv) Register direct = EA = R₁

(v) Register indirect = EA = 400.

(vi) Relative = PC + Add. = 200 + 500 = 700.

(vii) Index = Index + Add. = 100 + 500 = 600

(viii) AutoIncrement = 400 (Reg. value)

(ix) Autodecrement = 399 (Reg. Value)

Addressing Mode :-

It specifies the different ways of determining the effective (actual) address of an operand.

1. Direct Addressing Mode :

→ Add. field contain add. of operand → limited add. space

Single memory reference to fetch data

$$\text{effective address} = \text{address part} = M[X]$$


→ no additional calculation to work out effective add.



2. Indirect Addressing Mode :

→ memory cell pointed to add. field contains add. of operand

$$\text{effective address} = \text{address part} = M[Y]$$




→ large add. space

→ Multiple memory accesses to find operand. → 2^n where $n = \text{word length}$

3. Register Addressing Mode :

→ operand is held in register named in add. field

$$\text{effective address} = R_1$$




→ limited no. of registers
→ fast execution

→ very small add. field.
→ no memory access

4. Register Indirect Addressing Mode :

→ fewer memory access than indirect addressing

$$\text{Effective address} = X = M[R_1]$$



→ large add. space (2^n)

→ operand is in memory cell pointed to contents of register.

5. Immediate Addressing Mode :

→ operand ^{is} given in the instruction itself.

→ operand = value → fast → limited range → no memory reference to fetch data.

6. Implied Addressing Mode :

Example - CMA. (Complements the content of Accumulator).

Date _____

operand = Accumulator.

Effective Address = Accumulator.

④ Relative Addressing mode.

$$EA = PC + \text{Address part.}$$

PC = Program Counter.
(next to instⁿ)

⑧ Index Addressing mode.

$$EA = \text{Index Register} + \text{Address part.}$$

$$EA = X + M[R]$$

⑨ Base Register Addressing mode.

$$EA = \text{Base Register} + \text{Address part.}$$

✓
Ques. 1

8.18

An instruction is stored at Location 300 with its address field at Location 301. The address field has value 400. A processor register R₁ contains the value 200.


Determine effective address for.

1. Direct Addressing.
2. Immediate Add.
3. Relative Add.
4. Register Indirect Add.
5. Index addressing with R₁ as index register.
6. Indirect
7. Register direct.

Sol.

$$R_1 = 200$$

1. EA (Direct add.) = 400.
2. EA (Immediate) = 301.
3. EA (Indirect) = M[400]



3. Relative Add.

$$\begin{aligned} EA &= PC + \text{Add. part} \\ &= 302 + 400 \\ &= 702 \end{aligned}$$

4. Register Indirect

$$EA = \text{MCR}_1 = 200$$

5. Index Addressing

$$\begin{aligned} EA &= \text{Index} + \text{Add. part} \\ &= 200 + 400 \\ EA &= 600 \end{aligned}$$

7. Register ~~indirect~~ direct



$$EA = R_1$$

Ques. 2. An instruction is stored at memory address W . The address field is stored at address $W+1$ is designated by symbol Y . The operand used is stored at address Z . An index register contains the value X . Determine how Z is calculated using addressing modes.

- (i) Direct (ii) Indirect (iii) Register (iv) Register Indirect
(v) Relative (vi) Index (vii) Immediate

Date _____

Sol.



(i) $EA = \text{Address field}$
 $= Y$

(ii) $EA = M[Y]$

(iii) $EA = \text{Index Register}$

(iv) $EA = X$

(v) Relative

$$\begin{aligned} EA &= PC + \text{Add.} \\ &= W+2 + Y \\ &= W + Y + 2 \end{aligned}$$

(vi) Index

$$\begin{aligned} EA &= \text{Index Reg} + \text{Add.} \\ &= X + Y \end{aligned}$$

(vii) Immediate

$$EA = W+1$$